Skip to content

Actions: SiliconLabsSoftware/tflite-micro

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
560 workflow runs
560 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Cortex-M on Arm Virtual Hardware
Cortex-M on Arm Virtual Hardware #59: Scheduled
February 3, 2025 04:06 3s main
February 3, 2025 04:06 3s
Cortex-M
Cortex-M #59: Scheduled
February 3, 2025 04:06 3s main
February 3, 2025 04:06 3s
Generate Integration Tests
Generate Integration Tests #59: Scheduled
February 3, 2025 04:06 3s main
February 3, 2025 04:06 3s
Sync from Upstream TF
Sync from Upstream TF #58: Scheduled
February 2, 2025 14:02 2s main
February 2, 2025 14:02 2s
Binary Size Log PR
Binary Size Log PR #9: Scheduled
February 2, 2025 13:05 10s main
February 2, 2025 13:05 10s
Run-CI
Run-CI #58: Scheduled
February 2, 2025 10:04 3s main
February 2, 2025 10:04 3s
RISC-V
RISC-V #58: Scheduled
February 2, 2025 10:02 3s main
February 2, 2025 10:02 3s
Run-Hexagon
Run-Hexagon #58: Scheduled
February 2, 2025 10:02 3s main
February 2, 2025 10:02 3s
Stale Handler
Stale Handler #58: Scheduled
February 2, 2025 10:02 13s main
February 2, 2025 10:02 13s
Run-Xtensa
Run-Xtensa #58: Scheduled
February 2, 2025 10:02 3s main
February 2, 2025 10:02 3s
Cortex-M on Arm Virtual Hardware
Cortex-M on Arm Virtual Hardware #58: Scheduled
February 2, 2025 04:06 2s main
February 2, 2025 04:06 2s
Cortex-M
Cortex-M #58: Scheduled
February 2, 2025 04:05 3s main
February 2, 2025 04:05 3s
Generate Integration Tests
Generate Integration Tests #58: Scheduled
February 2, 2025 04:05 3s main
February 2, 2025 04:05 3s
Sync from Upstream TF
Sync from Upstream TF #57: Scheduled
February 1, 2025 14:02 2s main
February 1, 2025 14:02 2s
Run-CI
Run-CI #57: Scheduled
February 1, 2025 10:04 3s main
February 1, 2025 10:04 3s
RISC-V
RISC-V #57: Scheduled
February 1, 2025 10:02 3s main
February 1, 2025 10:02 3s
Run-Xtensa
Run-Xtensa #57: Scheduled
February 1, 2025 10:02 3s main
February 1, 2025 10:02 3s
Stale Handler
Stale Handler #57: Scheduled
February 1, 2025 10:02 9s main
February 1, 2025 10:02 9s
Run-Hexagon
Run-Hexagon #57: Scheduled
February 1, 2025 10:02 3s main
February 1, 2025 10:02 3s
Cortex-M on Arm Virtual Hardware
Cortex-M on Arm Virtual Hardware #57: Scheduled
February 1, 2025 04:06 2s main
February 1, 2025 04:06 2s
Generate Integration Tests
Generate Integration Tests #57: Scheduled
February 1, 2025 04:06 3s main
February 1, 2025 04:06 3s
Cortex-M
Cortex-M #57: Scheduled
February 1, 2025 04:06 4s main
February 1, 2025 04:06 4s
Sync from Upstream TF
Sync from Upstream TF #56: Scheduled
January 31, 2025 14:02 3s main
January 31, 2025 14:02 3s
Run-CI
Run-CI #56: Scheduled
January 31, 2025 10:04 3s main
January 31, 2025 10:04 3s
RISC-V
RISC-V #56: Scheduled
January 31, 2025 10:03 5s main
January 31, 2025 10:03 5s