Skip to content

Add + as an argument indicator #15

@amal-khailtash

Description

@amal-khailtash

Although not a standard way and rarely seen, but some tools (Verilog simulators, UVM, ...) use + to indicate custom arguments. Examples are:

+TEST=AXI_TEST
+UVM_TESTNAME=read_modify_write_test
+UVM_MAX_QUIT_COUNT=5,NO
+UVM_TIMEOUT=200000,NO
+UVM_PHASE_TRACE

This would be a great addition.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions