-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathA13.lib
195 lines (195 loc) · 8.07 KB
/
A13.lib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
EESchema-LIBRARY Version 2.3 Date: Вск 31 Мар 2013 05:07:59
#encoding utf-8
#
# A13
#
DEF A13 U 0 40 Y Y 4 F N
F0 "U" 0 100 50 H V C CNN
F1 "A13" 0 250 50 H V C CNN
F2 "~" 150 -650 60 H V C CNN
F3 "~" 150 -650 60 H V C CNN
DRAW
S -1600 -2550 1650 2500 1 0 0 N
S -1450 -600 1450 600 2 0 0 N
S -750 -1650 650 1700 3 0 0 N
S -750 -850 700 950 4 0 0 N
X PB10/SPI2_CS1/EINT24 10 -1900 2350 300 R 50 50 1 1 B
X TPY1 90 -1900 1150 300 R 50 50 1 1 B
X X24MOUT 91 -1900 950 300 R 50 50 1 1 O
X PG9/SPI1_CS0/UART3_TX 12 -1900 2250 300 R 50 50 1 1 B
X X24MIN 92 -1900 850 300 R 50 50 1 1 I
X PG10/SPI1_CLK/UART3_RX/EINT10 13 -1900 2150 300 R 50 50 1 1 B
X UDM0 93 1950 -1850 300 L 50 50 1 1 B
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 -1900 2050 300 R 50 50 1 1 B
X HPOUTL 74 1950 -2350 300 L 50 50 1 1 O
X MICIN1 84 -1900 1750 300 R 50 50 1 1 I
X UDP0 94 1950 -1750 300 L 50 50 1 1 B
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 -1900 1950 300 R 50 50 1 1 B
X VMIC 85 -1900 1650 300 R 50 50 1 1 W
X UDM1 95 1950 -1550 300 L 50 50 1 1 B
X LRADC 86 -1900 1550 300 R 50 50 1 1 I
X UDP1 96 1950 -1450 300 L 50 50 1 1 B
X HPCOM 77 1950 -2150 300 L 50 50 1 1 O
X TPX2 87 -1900 1450 300 R 50 50 1 1 I
X HPOUTR 78 1950 -2050 300 L 50 50 1 1 O
X TPY2 88 -1900 1350 300 R 50 50 1 1 I
X TPX1 89 -1900 1250 300 R 50 50 1 1 I
X SDC0_CLK/PF2 110 1950 -950 300 L 50 50 1 1 B
X PE6/CSI_D2/SDC2_D2 120 -1900 50 300 R 50 50 1 1 B
X LCD_D23/PD23 130 1950 150 300 L 50 50 1 1 B
X LCD_D11/PD11 140 1950 1150 300 L 50 50 1 1 B
X PB3/EINT17 150 -1900 -1200 300 R 50 50 1 1 B
X PB18/TWI2_SDA 160 1950 2050 300 L 50 50 1 1 B
X PB0/TWI0-SCK 101 1950 -1250 300 L 50 50 1 1 B
X SDC0_CMD/PF3 111 1950 -850 300 L 50 50 1 1 B
X PE7/CSI_D3/SDC2_D3 121 -1900 -50 300 R 50 50 1 1 B
X LCD_D22/PD22 131 1950 250 300 L 50 50 1 1 B
X LCD_D10/PD10 141 1950 1250 300 L 50 50 1 1 B
X PG4/UART1_RX/EINT4 151 -1900 -700 300 R 50 50 1 1 B
X PB17/TWI2_SCK 161 1950 2150 300 L 50 50 1 1 B
X PB1/TWI0-SDA 102 1950 -1150 300 L 50 50 1 1 B
X SDC0_D3/PF4 112 1950 -750 300 L 50 50 1 1 B
X PE8/CSI_D4/SDC2_CMD 122 -1900 -150 300 R 50 50 1 1 B
X LCD_D21/PD21 132 1950 350 300 L 50 50 1 1 B
X PG3/UART1_TX/EINT3 152 -1900 -800 300 R 50 50 1 1 B
X PB2/EINT16 103 -1900 -1000 300 R 50 50 1 1 B
X SDC0_D2/PF5 113 1950 -650 300 L 50 50 1 1 B
X PE9/CSI_D5/SDC2_CLK 123 -1900 -250 300 R 50 50 1 1 B
X LCD_D20/PD20 133 1950 450 300 L 50 50 1 1 B
X LCD_D7/PD7 143 1950 1350 300 L 50 50 1 1 B
X PG2/EINT2 153 -1900 -1300 300 R 50 50 1 1 B
X PB4/EINT18 104 -1900 -1100 300 R 50 50 1 1 B
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 -1900 650 300 R 50 50 1 1 B
X PE10/CSI_D6/UART1_TX 124 -1900 -350 300 R 50 50 1 1 B
X LCD_D19/PD19 134 1950 550 300 L 50 50 1 1 B
X LCD_D6/PD6 144 1950 1450 300 L 50 50 1 1 B
X PG1/EINT1 154 -1900 -1400 300 R 50 50 1 1 B
X PB15/TWI1_SCK 105 1950 2350 300 L 50 50 1 1 B
X PE1/CSI_MCLK/SPI2_CLK/EINT15 115 -1900 550 300 R 50 50 1 1 B
X PE11/CSI_D7/UART1_RX 125 -1900 -450 300 R 50 50 1 1 B
X LCD_D18/PD18 135 1950 650 300 L 50 50 1 1 B
X LCD_D5/PD5 145 1950 1550 300 L 50 50 1 1 B
X PG0/EINT0 155 -1900 -1500 300 R 50 50 1 1 B
X PB16/TWI1_SDA 106 1950 2250 300 L 50 50 1 1 B
X PE2/CSI_HSYNC/SPI2_MOSI 116 -1900 450 300 R 50 50 1 1 B
X LCD_VSYNC/PD27 126 1950 -250 300 L 50 50 1 1 B
X LCD_D15/PD15 136 1950 750 300 L 50 50 1 1 B
X LCD_D4/PD4 146 1950 1650 300 L 50 50 1 1 B
X SDC0_D1/PF0 107 1950 -550 300 L 50 50 1 1 B
X PE3/CSI_VSYNC/SPI2_MISO 117 -1900 350 300 R 50 50 1 1 B
X LCD_HSYNC/PD26 127 1950 -150 300 L 50 50 1 1 B
X LCD_D14/PD14 137 1950 850 300 L 50 50 1 1 B
X LCD_D3/PD3 147 1950 1750 300 L 50 50 1 1 B
X UBOOT 157 -1900 -1750 300 R 50 50 1 1 B
X SDC0_D0/PF1 108 1950 -450 300 L 50 50 1 1 B
X PE4/CSI_D0/SDC2_D0 118 -1900 250 300 R 50 50 1 1 B
X LCD_DE/PD25 128 1950 -50 300 L 50 50 1 1 B
X LCD_D13/PD13 138 1950 950 300 L 50 50 1 1 B
X LCD_D2/PD2 148 1950 1850 300 L 50 50 1 1 B
X NMI_N 158 -1900 -1950 300 R 50 50 1 1 I
X PE5/CSI_D1/SDC2_D1 119 -1900 150 300 R 50 50 1 1 B
X LCD_CLK/PD24 129 1950 50 300 L 50 50 1 1 B
X LCD_D12/PD12 139 1950 1050 300 L 50 50 1 1 B
X RESET_N 159 -1900 -2150 300 R 50 50 1 1 I
X NRE/PC5 1 1750 -100 300 L 50 50 2 1 O
X NCE0/PC4 2 1750 -300 300 L 50 50 2 1 O
X NCE1/SPI0_CS0/PC3 3 1750 -400 300 L 50 50 2 1 O
X NCLE/SPI0_CLK/PC2 6 1750 0 300 L 50 50 2 1 O
X NALE/SPI0_MISO/PC1 7 1750 100 300 L 50 50 2 1 O
X NWE/SPI0_MOSI/PC0 8 1750 200 300 L 50 50 2 1 O
X NDQ3/SDC2_D3/PC11 170 -1750 150 300 R 50 50 2 1 B
X NDQ2/SDC2_D2/PC10 171 -1750 250 300 R 50 50 2 1 B
X NDQS/PC19 162 -1750 -450 300 R 50 50 2 1 B
X NDQ1/SDC2_D1/PC9 172 -1750 350 300 R 50 50 2 1 B
X NDQ0/SDC2_D0/PC8 174 -1750 450 300 R 50 50 2 1 B
X NDQ7/SDC2_D7/PC15 165 -1750 -250 300 R 50 50 2 1 B
X NRB1/SDC2_CLK/PC7 175 1750 350 300 L 50 50 2 1 B
X NDQ6/SDC2_D6/PC14 166 -1750 -150 300 R 50 50 2 1 B
X NRB0/SDC2_CMD/PC6 176 1750 450 300 L 50 50 2 1 B
X NDQ5/SDC2_D5/PC13 167 -1750 -50 300 R 50 50 2 1 B
X NDQ4/SDC2_D4/PC12 168 -1750 50 300 R 50 50 2 1 B
X DDR3_D6 20 -1050 950 300 R 50 50 3 1 B
X VCC2_DRAM 30 -1050 -1200 300 R 50 50 3 1 W
X DDR3_D1 40 -1050 1450 300 R 50 50 3 1 B
X DDR3_A12 50 950 350 300 L 50 50 3 1 O
X DDR3_WE 60 950 -1200 300 L 50 50 3 1 O
X DDR3_RST 70 950 -950 300 L 50 50 3 1 O
X DDR3_D2 21 -1050 1350 300 R 50 50 3 1 B
X DDR3_DQS0 31 -1050 -400 300 R 50 50 3 1 B
X DDR3_D3 41 -1050 1250 300 R 50 50 3 1 B
X DDR3_A4 51 950 1150 300 L 50 50 3 1 O
X DDR3_BA2 61 950 -250 300 L 50 50 3 1 O
X DDR3_A7 71 950 850 300 L 50 50 3 1 O
X DDR3_D0 22 -1050 1550 300 R 50 50 3 1 B
X DDR3_DQS0_N 32 -1050 -500 300 R 50 50 3 1 B
X DDR3_D7 42 -1050 850 300 R 50 50 3 1 B
X DDR3_A1 52 950 1450 300 L 50 50 3 1 O
X VCC5_DRAM 62 -1050 -1500 300 R 50 50 3 1 W
X DDR3_ODT 72 950 -450 300 L 50 50 3 1 O
X VCC1_DRAM 23 -1050 -1100 300 R 50 50 3 1 W
X DDR3_DQS1 33 -1050 -650 300 R 50 50 3 1 B
X VCC3_DRAM 43 -1050 -1300 300 R 50 50 3 1 W
X VCC4_DRAM 53 -1050 -1400 300 R 50 50 3 1 W
X DDR3_BA0 63 950 -50 300 L 50 50 3 1 O
X DDR3_D11 24 -1050 450 300 R 50 50 3 1 w
X DDR3_DQS1_N 34 -1050 -750 300 R 50 50 3 1 B
X DDR3_D5 44 -1050 1050 300 R 50 50 3 1 B
X DDR3_A6 54 950 950 300 L 50 50 3 1 O
X DDR3_A0 64 950 1550 300 L 50 50 3 1 O
X DDR3_D9 25 -1050 650 300 R 50 50 3 1 B
X DDR3_CK 45 -1050 -150 300 R 50 50 3 1 O
X DDR3_A8 55 950 750 300 L 50 50 3 1 O
X DDR3_A3 65 950 1250 300 L 50 50 3 1 O
X DDR3_D13 26 -1050 250 300 R 50 50 3 1 B
X DDR3_D12 36 -1050 350 300 R 50 50 3 1 w
X DDR3_CK_N 46 -1050 -250 300 R 50 50 3 1 O
X DDR3_A11 56 950 450 300 L 50 50 3 1 O
X DDR3_A2 66 950 1350 300 L 50 50 3 1 O
X DDR3_D15 27 -1050 50 300 R 50 50 3 1 B
X DDR3_D8 37 -1050 750 300 R 50 50 3 1 B
X DDR3_CKE 47 950 -1300 300 L 50 50 3 1 O
X DDR3_A14 57 950 150 300 L 50 50 3 1 O
X DDR3_A5 67 950 1050 300 L 50 50 3 1 O
X DDR3_DM1 28 950 -750 300 L 50 50 3 1 O
X DDR3_D14 38 -1050 150 300 R 50 50 3 1 B
X DDR3_A10 48 950 550 300 L 50 50 3 1 O
X DDR3_RAS 58 950 -1500 300 L 50 50 3 1 O
X DDR3_A13 68 950 250 300 L 50 50 3 1 O
X DDR3_D4 19 -1050 1150 300 R 50 50 3 1 B
X DDR3_DM0 29 950 -650 300 L 50 50 3 1 O
X DDR3_D10 39 -1050 550 300 R 50 50 3 1 w
X DDR3_BA1 49 950 -150 300 L 50 50 3 1 O
X DDR3_CAS 59 950 -1400 300 L 50 50 3 1 O
X DDR3_A9 69 950 650 300 L 50 50 3 1 O
X VDD1_CPU 4 -1050 -50 300 R 50 50 4 1 W
X VCC1 5 1000 -150 300 L 50 50 4 1 I
X VDD2_CPU 9 -1050 -150 300 R 50 50 4 1 W
X VRP 80 -1050 550 300 R 50 50 4 1 w
X VDD3_CPU 11 -1050 -250 300 R 50 50 4 1 W
X AVCC 81 1000 350 300 L 50 50 4 1 W
X VRA2 82 -1050 450 300 R 50 50 4 1 w
X VDD2_INT 73 1000 -650 300 L 50 50 4 1 W
X VRA1 83 -1050 350 300 R 50 50 4 1 w
X VDD1_INT 35 1000 -750 300 L 50 50 4 1 W
X HPBP 75 -1050 850 300 R 50 50 4 1 B
X VDD4_CPU 16 -1050 -350 300 R 50 50 4 1 W
X V33_HP 76 1000 750 300 L 50 50 4 1 W
X DZQ 17 -1050 750 300 R 50 50 4 1 I
X V33_USB 97 1000 650 300 L 50 50 4 1 W
X SVREF 18 -1050 650 300 R 50 50 4 1 I
X VDD3-INT 98 1000 -550 300 L 50 50 4 1 W
X AGND 79 1000 450 300 L 50 50 4 1 W
X VCC2 100 1000 -50 300 L 50 50 4 1 W
X VCC3 142 1000 50 300 L 50 50 4 1 W
X VCC4 163 1000 150 300 L 50 50 4 1 W
X VDD8_CPU 173 -1050 -750 300 R 50 50 4 1 W
X VDD6_CPU 164 -1050 -550 300 R 50 50 4 1 W
X VDD5_CPU 156 -1050 -450 300 R 50 50 4 1 W
X VDD4_INT 109 1000 -450 300 L 50 50 4 1 W
X VDD5_INT 149 1000 -350 300 L 50 50 4 1 W
X VDD7_CPU 169 -1050 -650 300 R 50 50 4 1 W
X GND GND -1050 150 300 R 50 50 4 1 B
ENDDRAW
ENDDEF
#
#End Library