Skip to content

Commit 4208814

Browse files
greg-leachgreg-leach
committed
boards: ezurio: bl54l15_dvk: Add BL54L15/L15u DVK support
Adds support for the BL54L15 and BL54L15u DVK boards. Signed-off-by: Greg Leach <greg.leach@ezurio.com>
1 parent 961593d commit 4208814

File tree

202 files changed

+6040
-2
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

202 files changed

+6040
-2
lines changed

‎boards/ezurio/bl54l15_dvk/Kconfig.bl54l15_dvk

+9
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
config BOARD_BL54L15_DVK
6+
select SOC_NRF54L10_CPUAPP if BOARD_BL54L15_DVK_NRF54L10_CPUAPP
7+
select SOC_NRF54L15_CPUAPP if BOARD_BL54L15_DVK_NRF54L15_CPUAPP
8+
select SOC_NRF54L15_CPUFLPR if BOARD_BL54L15_DVK_NRF54L15_CPUFLPR || \
9+
BOARD_BL54L15_DVK_NRF54L15_CPUFLPR_XIP

‎boards/ezurio/bl54l15_dvk/Kconfig.defconfig

+10
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
if BOARD_BL54L15_DVK_NRF54L10_CPUAPP || BOARD_BL54L15_DVK_NRF54L15_CPUAPP
6+
7+
config ROM_START_OFFSET
8+
default 0x800 if BOOTLOADER_MCUBOOT
9+
10+
endif # BOARD_BL54L15_DVK_NRF54L10_CPUAPP || BOARD_BL54L15_DVK_NRF54L15_CPUAPP

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_common.dtsi

+104
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,104 @@
1+
/*
2+
* Copyright (c) 2024 Nordic Semiconductor ASA
3+
* Copyright (c) 2025 Ezurio LLC
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include "bl54l15_dvk_nrf54l_10_15-pinctrl.dtsi"
9+
10+
/ {
11+
leds {
12+
compatible = "gpio-leds";
13+
led0: led_0 {
14+
gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
15+
label = "Green LED 0";
16+
};
17+
led1: led_1 {
18+
gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
19+
label = "Green LED 1";
20+
};
21+
led2: led_2 {
22+
gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
23+
label = "Green LED 2";
24+
};
25+
led3: led_3 {
26+
gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
27+
label = "Green LED 3";
28+
};
29+
};
30+
31+
pwmleds {
32+
compatible = "pwm-leds";
33+
/*
34+
* PWM signal can be exposed on GPIO pin only within same domain.
35+
* There is only one domain which contains both PWM and GPIO:
36+
* PWM20/21/22 and GPIO Port P1.
37+
* Only LEDs connected to P1 can work with PWM, for example LED1.
38+
*/
39+
pwm_led1: pwm_led_1 {
40+
pwms = <&pwm20 0 PWM_MSEC(20) PWM_POLARITY_NORMAL>;
41+
};
42+
};
43+
44+
buttons {
45+
compatible = "gpio-keys";
46+
button0: button_0 {
47+
gpios = <&gpio1 13 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
48+
label = "Push button 0";
49+
zephyr,code = <INPUT_KEY_0>;
50+
};
51+
button1: button_1 {
52+
gpios = <&gpio1 9 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
53+
label = "Push button 1";
54+
zephyr,code = <INPUT_KEY_1>;
55+
};
56+
button2: button_2 {
57+
gpios = <&gpio1 8 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
58+
label = "Push button 2";
59+
zephyr,code = <INPUT_KEY_2>;
60+
};
61+
button3: button_3 {
62+
gpios = <&gpio0 4 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
63+
label = "Push button 3";
64+
zephyr,code = <INPUT_KEY_3>;
65+
};
66+
};
67+
68+
aliases {
69+
led0 = &led0;
70+
led1 = &led1;
71+
led2 = &led2;
72+
led3 = &led3;
73+
pwm-led0 = &pwm_led1;
74+
sw0 = &button0;
75+
sw1 = &button1;
76+
sw2 = &button2;
77+
sw3 = &button3;
78+
watchdog0 = &wdt31;
79+
};
80+
};
81+
82+
&uart20 {
83+
current-speed = <115200>;
84+
pinctrl-0 = <&uart20_default>;
85+
pinctrl-1 = <&uart20_sleep>;
86+
pinctrl-names = "default", "sleep";
87+
};
88+
89+
&uart30 {
90+
current-speed = <115200>;
91+
pinctrl-0 = <&uart30_default>;
92+
pinctrl-1 = <&uart30_sleep>;
93+
pinctrl-names = "default", "sleep";
94+
};
95+
96+
&pwm20 {
97+
status = "okay";
98+
pinctrl-0 = <&pwm20_default>;
99+
pinctrl-1 = <&pwm20_sleep>;
100+
pinctrl-names = "default", "sleep";
101+
};
102+
103+
/* Get a node label for wi-fi spi to use in shield files */
104+
wifi_spi: &spi22 {};

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l10_cpuapp.dts

+64
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,64 @@
1+
/*
2+
* Copyright (c) 2024 Nordic Semiconductor ASA
3+
* Copyright (c) 2025 Ezurio LLC
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
/dts-v1/;
9+
10+
#include <nordic/nrf54l10_cpuapp.dtsi>
11+
#include "nrf54l_10_15_cpuapp_common.dtsi"
12+
13+
/ {
14+
compatible = "ezurio,bl54l15_dvk_nrf54l10-cpuapp";
15+
model = "Ezurio BL54L15 DVK nRF54L10 Application MCU";
16+
17+
chosen {
18+
zephyr,code-partition = &slot0_partition;
19+
zephyr,sram = &cpuapp_sram;
20+
};
21+
};
22+
23+
/* FLPR not supported yet, give all SRAM and RRAM to the APP core */
24+
&cpuapp_sram {
25+
reg = <0x20000000 DT_SIZE_K(192)>;
26+
ranges = <0x0 0x20000000 DT_SIZE_K(192)>;
27+
};
28+
29+
&cpuapp_rram {
30+
reg = <0x0 DT_SIZE_K(1022)>;
31+
};
32+
33+
/* These partition sizes assume no FLPR area in RRAM */
34+
&cpuapp_rram {
35+
partitions {
36+
compatible = "fixed-partitions";
37+
#address-cells = <1>;
38+
#size-cells = <1>;
39+
boot_partition: partition@0 {
40+
label = "mcuboot";
41+
reg = <0x0 DT_SIZE_K(64)>;
42+
};
43+
slot0_partition: partition@10000 {
44+
label = "image-0";
45+
reg = <0x10000 DT_SIZE_K(230)>;
46+
};
47+
slot0_ns_partition: partition@49800 {
48+
label = "image-0-nonsecure";
49+
reg = <0x49800 DT_SIZE_K(230)>;
50+
};
51+
slot1_partition: partition@83000 {
52+
label = "image-1";
53+
reg = <0x83000 DT_SIZE_K(230)>;
54+
};
55+
slot1_ns_partition: partition@bc800 {
56+
label = "image-1-nonsecure";
57+
reg = <0xbc800 DT_SIZE_K(230)>;
58+
};
59+
storage_partition: partition@f6000 {
60+
label = "storage";
61+
reg = <0xf6000 DT_SIZE_K(38)>;
62+
};
63+
};
64+
};

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l10_cpuapp.yaml

+24
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
identifier: bl54l15_dvk/nrf54l10/cpuapp
6+
name: BL54L15-DVK-nRF54L10-Application
7+
type: mcu
8+
arch: arm
9+
toolchain:
10+
- gnuarmemb
11+
- zephyr
12+
sysbuild: true
13+
ram: 192
14+
flash: 230
15+
supported:
16+
- adc
17+
- counter
18+
- gpio
19+
- i2c
20+
- pwm
21+
- retained_mem
22+
- spi
23+
- watchdog
24+
- i2s

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l10_cpuapp_defconfig

+19
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# Enable UART driver
6+
CONFIG_SERIAL=y
7+
8+
# Enable console
9+
CONFIG_CONSOLE=y
10+
CONFIG_UART_CONSOLE=y
11+
12+
# Enable GPIO
13+
CONFIG_GPIO=y
14+
15+
# Enable MPU
16+
CONFIG_ARM_MPU=y
17+
18+
# Enable hardware stack protection
19+
CONFIG_HW_STACK_PROTECTION=y

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l15_cpuapp.dts

+54
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,54 @@
1+
/*
2+
* Copyright (c) 2024 Nordic Semiconductor ASA
3+
* Copyright (c) 2025 Ezurio LLC
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
/dts-v1/;
9+
10+
#include <nordic/nrf54l15_cpuapp.dtsi>
11+
#include "nrf54l_10_15_cpuapp_common.dtsi"
12+
13+
/ {
14+
compatible = "ezurio,bl54l15_dvk_nrf54l15-cpuapp";
15+
model = "Ezurio BL54L15_DVK nRF54L15 Application MCU";
16+
17+
chosen {
18+
zephyr,code-partition = &slot0_partition;
19+
zephyr,sram = &cpuapp_sram;
20+
};
21+
};
22+
23+
&cpuapp_rram {
24+
partitions {
25+
compatible = "fixed-partitions";
26+
#address-cells = <1>;
27+
#size-cells = <1>;
28+
boot_partition: partition@0 {
29+
label = "mcuboot";
30+
reg = <0x0 DT_SIZE_K(64)>;
31+
};
32+
slot0_partition: partition@10000 {
33+
label = "image-0";
34+
reg = <0x10000 DT_SIZE_K(324)>;
35+
};
36+
slot0_ns_partition: partition@61000 {
37+
label = "image-0-nonsecure";
38+
reg = <0x61000 DT_SIZE_K(324)>;
39+
};
40+
slot1_partition: partition@b2000 {
41+
label = "image-1";
42+
reg = <0xb2000 DT_SIZE_K(324)>;
43+
};
44+
slot1_ns_partition: partition@103000 {
45+
label = "image-1-nonsecure";
46+
reg = <0x103000 DT_SIZE_K(324)>;
47+
};
48+
/* 32k from 0x154000 to 0x15bfff reserved for TF-M partitions */
49+
storage_partition: partition@15c000 {
50+
label = "storage";
51+
reg = <0x15c000 DT_SIZE_K(36)>;
52+
};
53+
};
54+
};

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l15_cpuapp.yaml

+25
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
identifier: bl54l15_dvk/nrf54l15/cpuapp
6+
name: BL54L15-DVK-nRF54l15-Application
7+
type: mcu
8+
arch: arm
9+
toolchain:
10+
- gnuarmemb
11+
- zephyr
12+
sysbuild: true
13+
ram: 188
14+
flash: 324
15+
supported:
16+
- adc
17+
- counter
18+
- dmic
19+
- gpio
20+
- i2c
21+
- pwm
22+
- retained_mem
23+
- spi
24+
- watchdog
25+
- i2s

‎boards/ezurio/bl54l15_dvk/bl54l15_dvk_nrf54l15_cpuapp_defconfig

+19
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
# Copyright (c) 2024 Nordic Semiconductor ASA
2+
# Copyright (c) 2025 Ezurio LLC
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# Enable UART driver
6+
CONFIG_SERIAL=y
7+
8+
# Enable console
9+
CONFIG_CONSOLE=y
10+
CONFIG_UART_CONSOLE=y
11+
12+
# Enable GPIO
13+
CONFIG_GPIO=y
14+
15+
# Enable MPU
16+
CONFIG_ARM_MPU=y
17+
18+
# Enable hardware stack protection
19+
CONFIG_HW_STACK_PROTECTION=y

0 commit comments

Comments
 (0)