Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

updated readme #1

Merged
merged 1 commit into from
Oct 8, 2022
Merged

updated readme #1

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 9 additions & 0 deletions README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,14 @@
# Automatic-abstract-model-computation-from-Verilog-design-descriptions

## What is abstraction?
it is process of hiding implementation details and
only showing the functionality to the user.
Abstraction focus on what the object does instead of how it does.
It is achieved by using Abstract class and Interface.
abstract methods (methods without body, cannot be static and final),
interface must implemented and abstract classes must be extended
by regular classes in order to achieve abstraction

## Why is Abstraction necessary?
Due to the complexity of life, abstraction is necessary. Complex systems must be simplified for people to understand and use them.
To understand this in simple form. Let us take an example of 8-Bit Counter.
Expand Down