VHDL project to delay an I2S signal a set amount of time
-
Notifications
You must be signed in to change notification settings - Fork 0
VHDL project to delay an I2S signal a set amount of time
License
TheGhostlyCake/i2s_delay_line
About
VHDL project to delay an I2S signal a set amount of time
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published