Skip to content

Actions: s07641069/connectedhomeip

Actions

Build example - TI CC13XX_26XX

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
443 workflow runs
443 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[Telink] Fix broken GitHub CI after adding tl721x target Build example - TI CC13XX_26XX #343: Pull request #379 opened by s07641069
January 24, 2025 11:55 23m 32s fix_github_ci
fix_github_ci
January 24, 2025 11:55 23m 32s
[Telink] Adopt WiFi driver Build example - TI CC13XX_26XX #342: Pull request #378 synchronize by serhiiSalamakha
January 22, 2025 20:13 43m 31s review_and_adopt_wifi_driver
review_and_adopt_wifi_driver
January 22, 2025 20:13 43m 31s
[Telink] Adopt WiFi driver Build example - TI CC13XX_26XX #341: Pull request #378 opened by serhiiSalamakha
January 22, 2025 18:43 46m 28s review_and_adopt_wifi_driver
review_and_adopt_wifi_driver
January 22, 2025 18:43 46m 28s
[Telink] remove b95 SoC / TLSR9258a board (replaced by TL721x) Build example - TI CC13XX_26XX #340: Pull request #377 opened by s07641069
January 21, 2025 11:29 2h 51m 48s zephyr_3.7_remove_b95_tlsr9258a
zephyr_3.7_remove_b95_tlsr9258a
January 21, 2025 11:29 2h 51m 48s
[Telink] remove b95 SoC / TLSR9258a board (replaced by TL721x) Build example - TI CC13XX_26XX #339: Pull request #376 opened by s07641069
January 21, 2025 11:29 24m 2s remove_b95_tlsr9258a
remove_b95_tlsr9258a
January 21, 2025 11:29 24m 2s
[Telink] Separate ram for tl3218x Build example - TI CC13XX_26XX #338: Pull request #375 synchronize by s07641069
January 21, 2025 05:38 1h 18m 32s master_zephyr_3.7_seperate_ram
master_zephyr_3.7_seperate_ram
January 21, 2025 05:38 1h 18m 32s
[Telink] Separate ram for tl3218x Build example - TI CC13XX_26XX #337: Pull request #375 synchronize by s07641069
January 20, 2025 19:56 1h 37m 53s master_zephyr_3.7_seperate_ram
master_zephyr_3.7_seperate_ram
January 20, 2025 19:56 1h 37m 53s
[Telink] Separate ram for tl3218x Build example - TI CC13XX_26XX #336: Pull request #375 opened by s07641069
January 20, 2025 19:55 1m 21s master_zephyr_3.7_seperate_ram
master_zephyr_3.7_seperate_ram
January 20, 2025 19:55 1m 21s
[Telink] Add tl7218_retention target Build example - TI CC13XX_26XX #335: Pull request #370 synchronize by s07641069
January 20, 2025 18:07 1h 15m 18s zephyr_3.7_fix_retention
zephyr_3.7_fix_retention
January 20, 2025 18:07 1h 15m 18s
riscv: telink: separate ram for tl3218x . Build example - TI CC13XX_26XX #334: Pull request #374 synchronize by haiwentelink
January 20, 2025 08:38 38m 53s master_seperate_ram
master_seperate_ram
January 20, 2025 08:38 38m 53s
riscv: telink: separate ram for tl3218x . Build example - TI CC13XX_26XX #333: Pull request #374 synchronize by haiwentelink
January 20, 2025 08:24 14m 7s master_seperate_ram
master_seperate_ram
January 20, 2025 08:24 14m 7s
Develop customer b92 opt Build example - TI CC13XX_26XX #332: Pull request #372 synchronize by haiwentelink
January 20, 2025 03:10 2h 2m 53s develop_customer_b92_opt
develop_customer_b92_opt
January 20, 2025 03:10 2h 2m 53s
riscv: telink: separate ram for tl3218x . Build example - TI CC13XX_26XX #331: Pull request #374 synchronize by haiwentelink
January 20, 2025 02:17 1h 5m 35s master_seperate_ram
master_seperate_ram
January 20, 2025 02:17 1h 5m 35s
Develop customer b92 opt Build example - TI CC13XX_26XX #330: Pull request #372 synchronize by haiwentelink
January 17, 2025 12:45 51m 39s develop_customer_b92_opt
develop_customer_b92_opt
January 17, 2025 12:45 51m 39s
Develop customer b92 opt Build example - TI CC13XX_26XX #329: Pull request #372 synchronize by haiwentelink
January 17, 2025 12:13 32m 28s develop_customer_b92_opt
develop_customer_b92_opt
January 17, 2025 12:13 32m 28s
riscv: telink: separate ram for tl3218x . Build example - TI CC13XX_26XX #328: Pull request #374 synchronize by haiwentelink
January 17, 2025 09:00 50m 44s master_seperate_ram
master_seperate_ram
January 17, 2025 09:00 50m 44s
Develop customer b92 opt Build example - TI CC13XX_26XX #327: Pull request #372 synchronize by liang4804
January 17, 2025 07:48 24m 46s develop_customer_b92_opt
develop_customer_b92_opt
January 17, 2025 07:48 24m 46s
riscv: telink: separate ram for tl3218x . Build example - TI CC13XX_26XX #326: Pull request #374 opened by haiwentelink
January 17, 2025 01:48 40m 22s master_seperate_ram
master_seperate_ram
January 17, 2025 01:48 40m 22s
[Telink] Fix binary operations for OTA LZMA dual-mode Build example - TI CC13XX_26XX #325: Pull request #373 opened by s07641069
January 16, 2025 10:35 39m 58s develop_dual_fix_ota_lzma
develop_dual_fix_ota_lzma
January 16, 2025 10:35 39m 58s
riscv: telink: add compile support for tl7218x . Build example - TI CC13XX_26XX #324: Pull request #367 synchronize by haiwentelink
January 16, 2025 08:18 52m 41s master_fix_retention
master_fix_retention
January 16, 2025 08:18 52m 41s
Develop customer b92 opt Build example - TI CC13XX_26XX #323: Pull request #372 opened by liang4804
January 16, 2025 07:23 34m 55s develop_customer_b92_opt
develop_customer_b92_opt
January 16, 2025 07:23 34m 55s
riscv: telink: adjust analog register and deferred storage for tl3218 Build example - TI CC13XX_26XX #322: Pull request #371 synchronize by fengtai-telink
January 15, 2025 10:34 23m 59s develop_dual_adjust_feature
develop_dual_adjust_feature
January 15, 2025 10:34 23m 59s
riscv: telink: adjust analog register and deferred storage for tl3218 Build example - TI CC13XX_26XX #321: Pull request #371 synchronize by fengtai-telink
January 15, 2025 07:38 59m 35s develop_dual_adjust_feature
develop_dual_adjust_feature
January 15, 2025 07:38 59m 35s
riscv: telink: add compile support for tl7218x . Build example - TI CC13XX_26XX #320: Pull request #367 synchronize by haiwentelink
January 15, 2025 01:22 1h 13m 36s master_fix_retention
master_fix_retention
January 15, 2025 01:22 1h 13m 36s
riscv: telink: add compile support for tl7218x . Build example - TI CC13XX_26XX #319: Pull request #367 synchronize by haiwentelink
January 14, 2025 12:19 1h 14m 45s master_fix_retention
master_fix_retention
January 14, 2025 12:19 1h 14m 45s