Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[Telink] Update the Matter Basic Version #390

Draft
wants to merge 11 commits into
base: develop_dual_new
Choose a base branch
from
Draft

[Telink] Update the Matter Basic Version #390

wants to merge 11 commits into from

Conversation

fengtai-telink
Copy link
Collaborator

@fengtai-telink fengtai-telink commented Mar 6, 2025 •
edited
Loading

  • Update the matter basic version(c0ee0a0) to develop_dual .
  • Fix compilation errors caused by Server::GetInstance() type changes .
  • Adjust the operate instance for deferred storage .
  • Update zephyr commit to pull/390/head .
  • Adjust the CI target .

Testing

Verified by CI

haiwentelink and others added 10 commits March 6, 2025 10:52
@haiwentelink @fengtai-telink
riscv: telink: add dual mode for b92 and buteo and CI.
f18d42e 
- clean the boot flag in init part .
- add the kDnsstimer to protect from init to dnss .
- add special proc for ikea.
- add the user-para proc in matter.
- add 2m flash for buteo ,and 4m for b92.
- update CI for b92 and tl3218x .
- fix the switch logic part .

Signed-off-by: Haiwen Xia <haiwen.xia@telink-semi.com>
@haiwentelink @fengtai-telink
riscv: telink: add the customized code for b92 and buteo
de55ba1 
- add customized mode for for b92 and buteo .
- add ZB NVS partition proc .
- add init/set interface for cluster info .
- add i2c demo proc .
- adjust ZclCallback to adopt customer .
- add 6 byte offset for FactoryData .

Signed-off-by: Haiwen Xia <haiwen.xia@telink-semi.com>
@fengtai-telink
riscv: telink: add functional features for tlsr9528 and tl3218
334e0b2 
 - add user token storage partition based on JSON automatic build .
 - optimize waiting time to 500ms for avoid excessive blockage after factory reset .
 - optimize startup time to be less than 600ms .

Signed-off-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@fengtai-telink
riscv: telink: add driven features for tlsr9528 and tl3218
f6a1180 
 - add factory reset based on button control .
 - add adc for sampling the chip voltage .
 - add ota events process handler .
 - add analog register to store ota events status .
 - add gatt service to expose chip_id when advertisement .

Signed-off-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@fengtai-telink
riscv: telink: update commit id and nvs config
79ca2c1 
 - update commit id for zephyr .
 - add NVS_RAM_OPTIMIZATION option .

Signed-off-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@fengtai-telink
riscv: telink: merge zigbee fimware before process_binaries
1e01772 
- check zigbee firmware path.
- merge zb fw into matter fw and sign it.

Signed-off-by: Zhenghuan Zhang <zhenghuan.zhang@telink-semi.com>
@pulin1103 @damien0x0023 @fengtai-telink
riscv: telink: B92&TL321x: load DAC key/cert from flash zone. (#366)
7ad338d 
- modify factorydataparse to load DAC key/cert from the flash zone.
- add plaintext vid, pid & discriminator at the beginning of factory_data_ext.
- add optional argument --secure-programming-verification and --chip-id to
generate factory_data_ext without DAC and independent DAC.
- add merge_factorydata_dac for TL321x programming.

Signed-off-by: Zhenghuan Zhang <zhenghuan.zhang@telink-semi.com>
Signed-off-by: Damien Ji <yinghao.ji@telink-semi.com>
Co-authored-by: Zhenghuan Zhang <zhenghuan.zhang@telink-semi.com>
Co-authored-by: Damien Ji <yinghao.ji@telink-semi.com>
@damien0x0023 @fengtai-telink
telink: add support for 8 groups (#368)
10ca95d 
- increase maximum group number per fabric .
- enable upgrade only after OTA .
- only output Error in MCUBoot .

Signed-off-by: Damien Ji <yinghao.ji@telink-semi.com>
@fengtai-telink
riscv: telink: adjust analog register, deferred storage for tl3218 (#371
9c1e6b6 
)

 - update zephyr commit .
 - add read and write interface for analog register .
 - add deferred storage attributes for provider .

Signed-off-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@s07641069 @fengtai-telink
[Telink] Fix binary operations for OTA LZMA dual-mode (#373)
6732940 
 - move merge of Zigbee binary from CMake into process_binaries.py .
 - add partition for Zigbee binary (TELINK_ZB_PARTITION_ADDR) instead of hardcoded values .
 - add the zigbee nvs partition for tl3218x .
 - adjust the zigbee nvs partition .

Signed-off-by: Alex Tsitsiura <s07641069@gmail.com>
Co-authored-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@fengtai-telink fengtai-telink self-assigned this Mar 6, 2025
@fengtai-telink fengtai-telink marked this pull request as draft March 6, 2025 07:41
@fengtai-telink fengtai-telink force-pushed the develop_dual_new_fix branch 2 times, most recently from c33d9f7 to 9b83393 Compare March 6, 2025 09:24
@fengtai-telink fengtai-telink force-pushed the develop_dual_new_fix branch 2 times, most recently from 813e638 to cd51946 Compare March 7, 2025 06:48
@fengtai-telink fengtai-telink changed the title [Telink] Update the Matter Basic version [Telink] Update the Matter Basic Version Mar 10, 2025
@fengtai-telink
riscv: telink: fix deferred storage compilation errors
fb67768 
 - Fix compilation errors caused by Server::GetInstance() type changes .
 - Ajust the operate instance for deferred storage .
 - Add 32 bytes to 560 for the ISR0 of buteo .
 - Add 64 bytes to 712 for the BT_stack of jaguar and buteo .
 - Update zephyr commit to pull/490/head .
 - Adjust the CI target .

Signed-off-by: Fengtai Xie <fengtai.xie@telink-semi.com>
@fengtai-telink
Copy link
Collaborator Author

Hi @s07641069 , can you give me some advice ? do you know the reason for these erroneous CI ? Will these errors affect the integration of the code ?

@s07641069
Copy link
Owner

Hi @s07641069 , can you give me some advice ? do you know the reason for these erroneous CI ? Will these errors affect the integration of the code ?

Looks like to pass all non-Telink tests you need to merge master into your branch.
But generally don't worry about non-Telink GitHub CI fails.

@fengtai-telink
Copy link
Collaborator Author

Hi @s07641069 , can you give me some advice ? do you know the reason for these erroneous CI ? Will these errors affect the integration of the code ?

Looks like to pass all non-Telink tests you need to merge master into your branch. But generally don't worry about non-Telink GitHub CI fails.

OK, thank ~

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@s07641069 s07641069 s07641069 approved these changes

@haiwentelink haiwentelink Awaiting requested review from haiwentelink

Assignees

@fengtai-telink fengtai-telink

Labels
config examples github platform scripts telink workflows
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
5 participants
@fengtai-telink @s07641069 @haiwentelink @pulin1103 @damien0x0023