Skip to content

Releases: telink-semi/tl_ble_sdk

Release V4.0.4.2_Patch_0003

11 Feb 07:01
@mwchen269 mwchen269
V4.0.4.2_Patch_0003
173d621
Compare
Choose a tag to compare
Release V4.0.4.2_Patch_0003 Latest
Latest

V4.0.4.2_Patch_0003(PR)

Bug Fixes

  • calibration
    • (B91/B92/TL721X/TL321X) Modified the logic for determining frequency_offset_value in the user_calib_freq_offset interface to resolve the issue where the frequency offset calibration value for the chip fixture was not taking effect.

Features

  • Drivers
    • N/A

BREAKING CHANGES

  • calibration
    • (B91/B92/TL721X/TL321X) Modified the internal logic for determining frequency_offset_value in the user_calib_freq_offset interface to align with the write logic of the chip fixture's frequency offset calibration value. This ensures proper utilization of the RF frequency offset calibration value stored in the flash, preventing potential RF frequency offset issues. This fix impacts all SDKs and applications that require RF frequency offset calibration.

Bug Fixes

  • calibration
    • (B91/B92/TL721X/TL321X) 修改了user_calib_freq_offset接口中判断frequency_offset_value的逻辑，以解决芯片夹具频偏校准值不生效的问题。

Features

  • Drivers
    • N/A

BREAKING CHANGES

  • calibration
    • (B91/B92/TL721X/TL321X)修改了user_calib_freq_offset接口中判断frequency_offset_value的内部逻辑，使其保证和芯片夹具频偏校准值写入逻辑一致。保证flash中的RF频偏校准值被正确使用，避免产生RF频偏问题。此问题影响所有需要进行RF频偏校准的SDK和应用。
Assets 2
Loading

Release V4.0.4.3_Patch_0001

11 Feb 02:52
@mwchen269 mwchen269
V4.0.4.3_Patch_0001
8e1de5e
Compare
Choose a tag to compare
Release V4.0.4.3_Patch_0001

V4.0.4.3_Patch_0001(PR)

Bug Fixes

  • calibration
    • (B91/B92/TL721X/TL321X) Modified the logic for determining frequency_offset_value in the user_calib_freq_offset interface to resolve the issue where the frequency offset calibration value for the chip fixture was not taking effect.

Features

  • Drivers
    • N/A

BREAKING CHANGES

  • calibration
    • (B91/B92/TL721X/TL321X) Modified the internal logic for determining frequency_offset_value in the user_calib_freq_offset interface to align with the write logic of the chip fixture's frequency offset calibration value. This ensures proper utilization of the RF frequency offset calibration value stored in the flash, preventing potential RF frequency offset issues. This fix impacts all SDKs and applications that require RF frequency offset calibration.

Bug Fixes

  • calibration
    • (B91/B92/TL721X/TL321X) 修改了user_calib_freq_offset接口中判断frequency_offset_value的逻辑，以解决芯片夹具频偏校准值不生效的问题。

Features

  • Drivers
    • N/A

BREAKING CHANGES

  • calibration
    • (B91/B92/TL721X/TL321X)修改了user_calib_freq_offset接口中判断frequency_offset_value的内部逻辑，使其保证和芯片夹具频偏校准值写入逻辑一致。保证flash中的RF频偏校准值被正确使用，避免产生RF频偏问题。此问题影响所有需要进行RF频偏校准的SDK和应用。
Loading

Release V4.0.4.3

23 Jan 07:54
@mwchen269 mwchen269
V4.0.4.3
e176026
Compare
Choose a tag to compare
Release V4.0.4.3

V4.0.4.3(PR)

Version

  • SDK Version: tl_ble_sdk V4.0.4.3
  • Chip Version:
    • TLSR921X(B91): A2
    • TLSR922X/TLSR952X(B92): A3/A4
    • TL721X: A2
    • TL321X: A1/A2
  • Hardware EVK Version:
    • TLSR921X: C1T213A20_V1.3
    • TLSR952X: C1T266A20_V1.3
    • TL721X: C1T315A20_V1.2
    • TL321X: C1T331A20_V1.0/C1T335A20_V1.3
  • Platform Version:
    • TLSR921X: tl_platform_sdk V3.4.0
    • TLSR922X/TLSR952X: tl_platform_sdk V3.4.0
    • TL721X: tl_platform_sdk V3.4.0
    • TL321X: tl_platform_sdk V3.4.0
  • Toolchain Version:

Note

  • N/A

Bug Fixes

  • Others
    • The starting address of _ISTART for all chips had been adjusted from 0x22 to 0x24 to ensure that the corresponding SRAM region is not impacted by internal operations of the protocol stack.

BREAKING CHANGES

  • All chips synchronized driver tl_platform_sdk V3.4.0:
    • TL321X: supported the A2 version chips.
  • Updated the early wake-up time for TLSR921X/TLSR922X/TLSR952X(B92)/TL321X in deep retention mode.
  • Code style clean.

Features

  • BLE general function
    • For TLSR922X/TLSR952X (B92)/TL321X/TL721X, added the API pm_update_status_info to update the chip wake-up status.
    • Added the API blc_app_setDeepsleepRetentionSramSize for automatically configuring the Deep retention Size of the chip.
  • 2.4G general function
    • For TL321X, added the 2p4g_feature_test, 2p4g_gen_fsk, 2p4g_tpll three demos.
    • 2.4G demo supported TL321X only.
  • Others
    • For TL321X: added the support for the GD25LE80E and GD25LE16E Flash.

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • N/A

Flash

  • TLSR921X
    • P25Q80U
    • P25Q80SU
    • P25Q16SU
  • TLSR952X
    • P25Q80U
    • P25Q80SU
    • P25Q16SU
  • TL721X
    • P25Q80SU
    • P25Q16SU
    • GD25LE80E
    • GD25LE16E
  • TL321X
    • P25Q80U
    • P25Q16SU
    • GD25LE80E
    • GD25LE16E

CodeSize

  • TLSR921X
    • Compiling acl_central_demo
      • Flash bin size: 104.0 KB
      • IRAM size: 48.9 KB
      • DRAM size: 0.27 KB
    • Compiling acl_connection_demo
      • Flash bin size: 132.0 KB
      • IRAM size: 63.5 KB
      • DRAM size: 4.3 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 111.0 KB
      • IRAM size: 50.5 KB
      • DRAM size: 0.26 KB
  • TLSR922X/TLSR952X
    • Compiling acl_central_demo
      • Flash bin size: 104.0 KB
      • IRAM size: 54.3 KB
      • DRAM size: 0 KB
    • Compiling acl_connection_demo
      • Flash bin size: 128.0 KB
      • IRAM size: 65.6 KB
      • DRAM size: 0 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 113.0 KB
      • IRAM size: 56.3 KB
      • DRAM size: 0 KB
  • TL721X
    • Compiling acl_central_demo
      • Flash bin size: 109.90 KB
      • IRAM size: 56.39 KB
      • DRAM size: 0.34 KB
    • Compiling acl_connection_demo
      • Flash bin size: 134.20 KB
      • IRAM size: 67.64 KB
      • DRAM size: 0.67 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 118.0 KB
      • IRAM size: 58.14 KB
      • DRAM size: 0.60 KB
  • TL321X
    • Compiling acl_central_demo
      • Flash bin size: 111.50 KB
      • IRAM size: 53.89 KB
      • DRAM size: 0.31 KB
    • Compiling acl_connection_demo
      • Flash bin size: 135.70 KB
      • IRAM size: 65.14 KB
      • DRAM size: 4.67 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 119.5 KB
      • IRAM size: 55.64 KB
      • DRAM size: 0.57 KB

版本

  • SDK Version: tl_ble_sdk V4.0.4.3
  • Chip Version:
    • TLSR921X(B91): A2
    • TLSR922X/TLSR952X(B92): A3/A4
    • TL721X: A2
    • TL321X: A1/A2
  • Hardware EVK Version:
    • TLSR921X: C1T213A20_V1.3
    • TLSR952X: C1T266A20_V1.3
    • TL721X: C1T315A20_V1.2
    • TL321X: C1T331A20_V1.0/C1T335A20_V1.3
  • Platform Version:
    • TLSR921X: tl_platform_sdk V3.4.0
    • TLSR922X/TLSR952X: tl_platform_sdk V3.4.0
    • TL721X: tl_platform_sdk V3.4.0
    • TL321X: tl_platform_sdk V3.4.0
  • Toolchain Version:

Note

  • N/A

Bug Fixes

  • Others
    • 所有芯片的_ISTART 的起始地址从 0x22 修改到 0x24 地址，避免相应 SRAM 区域被协议栈内部操作覆盖。

BREAKING CHANGES

  • 所有芯片同步 driver tl_platform_sdk V3.4.0：
    • TL321X 支持 A2 芯片。
  • 更新 TLSR921X/TLSR922X/TLSR952X(B92)/TL321X deep retention 模式下的提前唤醒时间。
  • 代码风格清理。

Features

  • BLE通用功能
    • 对于 TLSR922X/TLSR952X(B92)/TL321X/TL721X 调用 API pm_update_status_info 用于更新芯片唤醒的状态。
    • 添加 API blc_app_setDeepsleepRetentionSramSize 用于自动配置芯片的 Deep retention Size。
  • 2.4G通用功能
    • 对于 TL321X添加了2p4g_feature_test、2p4g_gen_fsk、2p4g_tpll 3个demo。
    • 2.4G demo 只支持 TL321X。
  • Drivers
    • 对于 TL321X：添加了对 GD25LE80E，GD25LE16E 两款 Flash 的支持。

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • N/A

Flash

  • TLSR921X
    • P25Q80U
    • P25Q80SU
    • P25Q16SU
  • TLSR952X
    • P25Q80U
    • P25Q80SU
    • P25Q16SU
  • TL721X
    • P25Q80SU
    • P25Q16SU
    • GD25LE80E
    • GD25LE16E
  • TL321X
    • P25Q80U
    • P25Q16SU
    • GD25LE80E
    • GD25LE16E

CodeSize

  • TLSR921X
    • Compiling acl_central_demo
      • Flash bin size: 104.0 KB
      • IRAM size: 48.9 KB
      • DRAM size: 0.27 KB
    • Compiling acl_connection_demo
      • Flash bin size: 132.0 KB
      • IRAM size: 63.5 KB
      • DRAM size: 4.3 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 111.0 KB
      • IRAM size: 50.5 KB
      • DRAM size: 0.26 KB
  • TLSR922X/TLSR952X
    • Compiling acl_central_demo
      • Flash bin size: 104.0 KB
      • IRAM size: 54.3 KB
      • DRAM size: 0 KB
    • Compiling acl_connection_demo
      • Flash bin size: 128.0 KB
      • IRAM size: 65.6 KB
      • DRAM size: 0 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 113.0 KB
      • IRAM size: 56.3 KB
      • DRAM size: 0 KB
  • TL721X
    • Compiling acl_central_demo
      • Flash bin size: 109.90 KB
      • IRAM size: 56.39 KB
      • DRAM size: 0.34 KB
    • Compiling acl_connection_demo
      • Flash bin size: 134.20 KB
      • IRAM size: 67.64 KB
      • DRAM size: 0.67 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 118.0 KB
      • IRAM size: 58.14 KB
      • DRAM size: 0.60 KB
  • TL321X
    • Compiling acl_central_demo
      • Flash bin size: 111.50 KB
      • IRAM size: 53.89 KB
      • DRAM size: 0.31 KB
    • Compiling acl_connection_demo
      • Flash bin size: 135.70 KB
      • IRAM size: 65.14 KB
      • DRAM size: 4.67 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 119.5 KB
      • IRAM size: 55.64 KB
      • DRAM size: 0.57 KB
Loading

Release V4.0.4.2_Patch_0002(PR)

09 Jan 08:43
@mwchen269 mwchen269
V4.0.4.2_Patch_0002(PR)
4289eb1
Compare
Choose a tag to compare
Release V4.0.4.2_Patch_0002(PR)

V4.0.4.2_Patch_0002(PR)

Bug Fixes

  • PM
    • For TL321X, solved the issue that the possible SRAM loss when entering suspend sleep after deep retention sleep.

Features

  • Drivers
    • For TL721X, updated the Driver version to V3.3.0:
      • provided the support for the A2 version chip (not compatible with the A1 version chip);
      • updated the default ADC pin of the battery voltage detection to ADC_GPIO_PB1;
      • updated the ADC configuration in battery_check.c;
      • added the support for three flash (P25Q80SU / GD25LE80E / GD25LE16E).

BREAKING CHANGES

  • N/A

Bug Fixes

  • PM
    • 对于TL321X，解决了 deep retention 模式唤醒后，再进入 suspend 模式可能造成的 RAM 未完全保持问题。

Features

  • Drivers
    • 对于 TL721X，更新 Driver 版本为 V3.3.0：
      • 提供对 A2 版本芯片的支持，不兼容对 A1 版本芯片的支持；
      • 更新默认电池电压检测的 ADC 引脚为 ADC_GPIO_PB1；
      • 更新 battery_check.c 中 ADC 的配置；
      • 添加了对 P25Q80SU，GD25LE80E，GD25LE16E 三款 Flash 的支持.

BREAKING CHANGES

  • N/A
Loading

Release V4.0.4.2_Patch_0001

09 Jan 08:40
@mwchen269 mwchen269
V4.0.4.2_Patch_0001
5a2f461
Compare
Choose a tag to compare
Release V4.0.4.2_Patch_0001

V4.0.4.2_Patch_0001(PR)

Bug Fixes

  • PM
    • For TL321X and TL721X, added calling pm_update_status_info in blc_app_system_init, and fixed the API pm_get_mcu_status returning MCU status error.
    • Fixed insufficient space for default DeepRetention when enabling FreeRtos and deepRetention.
  • Others
    • For TL321X, changed Debug IO GPIO_PC2 to GPIO_PC0 to avoid conflict with the external 32K crystal IO.
    • Fixed the exception of the Debug Log sequence number printing function.
    • For TL321X and TL721X, fixed the voltage value offset problem for the battery check Vbat mode.

Features

  • BLE general function
    • Added API blc_ll_getBleCurrentState to get the current state of BLE Stack.
    • Added API blc_ll_isRfBusy to determine if RF is BUSY.
    • For TLSR921X(B91), added API pm_get_mcu_statusto get MCU status.
  • Others
    • Added error code SYS_CLK_ERR_NOT_SUPPORTED to check whether the system clock settings match.
    • For TLSR921X(B91) and TLSR922X/TLSR952X(B92), support obtaining DCOC calibration value through Flash.

BREAKING CHANGES

  • Added __attribute__((packed)) for struct type variables.

Bug Fixes

  • PM
    • 对于TL321X和TL721X，在blc_app_system_init增加调用pm_update_status_info，修复APIpm_get_mcu_status返回状态错误。
    • 修复使能FreeRtos和deepRetention时默认DeepRetention空间不足问题。
  • Others
    • 对于TL321X，修改Debug IO GPIO_PC2为GPIO_PC0，避免与32K外部晶振IO冲突。
    • 修复Debug Log序号打印功能异常。
    • 对于TL321X和TL721X，修复低压检测Vbat模式下电压值偏移问题。

Features

  • BLE通用功能
    • 添加APIblc_ll_getBleCurrentState获取当前BLE Stack状态。
    • 添加APIblc_ll_isRfBusy判断当前RF是否BUSY。
    • 对于TLSR921X(B91)添加APIpm_get_mcu_status获取MCU状态。
  • Others
    • 添加错误码SYS_CLK_ERR_NOT_SUPPORTED检查系统时钟设置是否匹配。
    • 对于TLSR921X(B91)和TLSR922X/TLSR952X(B92)，支持通过Flash获取DCOC校准值。

BREAKING CHANGES

  • 对于struct类型变量添加__attribute__((packed))关键字。
Loading

Release V4.0.4.2

18 Sep 06:18
@mwchen269 mwchen269
V4.0.4.2
7a9858c
Compare
Choose a tag to compare
Release V4.0.4.2

Version

  • SDK Version: tl_ble_sdk V4.0.4.2
  • Chip Version:
    • TLSR921X(B91): A2
    • TLSR922X/TLSR952X(B92): A3/A4
    • TL721X: A1
    • TL321X: A1
  • Hardware EVK Version:
    • TLSR921X: C1T213A20_V1.3
    • TLSR952X: C1T266A20_V1.3
    • TL721X: C1T314A20_V1.0
    • TL321X: C1T331A20_V1.0/C1T335A20_V1.0
  • Platform Version:
    • TLSR921X: tl_platform_sdk V3.2.0
    • TLSR922X/TLSR952X: tl_platform_sdk V3.2.0
    • TL721X: tl_platform_sdk V3.2.0
    • TL321X: tl_platform_sdk V3.2.0
  • Toolchain Version:

Note

  • TL721X and TL321X do not support USB debug logs currently.

Bug Fixes

  • BLE general function
    • Fixed the auxiliary packet broadcast exception in the feature_ext_adv demo.

BREAKING CHANGES

  • All chips synchronized driver tl_platform_sdk V3.2.0.
    • Supported TL321X A1 chip.
    • Added TL321X power mode parameters in API sys_init, and the default configuration is DCDC_1P25_LDO_1P8.
    • Updated the early wake-up time in deep retention mode of TLSR921X/TL721X/TL321X.
  • Changed TL721X default clock setting to PLL_240M_CCLK_48M_HCLK_48M_PCLK_48M_MSPI_48M.
  • Changed TL321X default clock setting to PLL_192M_CCLK_48M_HCLK_48M_PCLK_48M_MSPI_48M.
  • Changed TL721X default power mode to DCDC_0P94_DCDC_1P8.

Features

  • Chip
    • Added support for the TLSR922X/TLSR952X chip.
  • BLE general function
    • Added Secure Boot for TL321X/TL721X.
  • Others
    • Added sequence number of the debug log to verify its integrity and consistency.
    • Deleted the invalid API blc_flash_set_4line_read_write. Users can call the API ble_flash_4line_enable to enable Flash 4-line mode.

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • Currently, for demos that support the ACL central role, the CCLK must be at least 48MHz. These demos will support 32MHz CCLK in the next version.

Flash

  • TLSR921X
    • P25Q80U
    • P25Q16SU
  • TLSR952X
    • P25Q80U
    • P25Q16SU
  • TL721X
    • P25Q16SU
  • TL321X
    • P25Q80U
    • P25Q16SU

CodeSize

  • TLSR921X

    • Compiling acl_central_demo
      • Flash bin size: 99.54 KB
      • IRAM size: 52.51 KB
      • DRAM size: 0.26 KB
    • Compiling acl_connection_demo
      • Flash bin size: 126.82 KB
      • IRAM size: 66.94 KB
      • DRAM size: 4.35 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 105.96 KB
      • IRAM size: 54.01 KB
      • DRAM size: 0.24 KB

  • TLSR922X/TLSR952X

    • Compiling acl_central_demo
      • Flash bin size: 102.61 KB
      • IRAM size: 55.69 KB
      • DRAM size: 0.31 KB
    • Compiling acl_connection_demo
      • Flash bin size: 129.96 KB
      • IRAM size: 70.06 KB
      • DRAM size: 4.65 KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 114.25 KB
      • IRAM size: 60.81 KB
      • DRAM size: 3.07 KB

  • TL721X

    • Compiling acl_central_demo
      • Flash bin size: 97.9KB
      • IRAM size: 53.2KB
      • DRAM size: 0KB
    • Compiling acl_connection_demo
      • Flash bin size: 124.8KB
      • IRAM size: 71.6KB
      • DRAM size: 0KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 108.6KB
      • IRAM size: 60.6KB
      • DRAM size: 0KB

  • TL321X

    • Compiling acl_central_demo
      • Flash bin size: 97.3KB
      • IRAM size: 51.5KB
      • DRAM size: 0.3KB
    • Compiling acl_connection_demo
      • Flash bin size:124.1KB
      • IRAM size: 65.3KB
      • DRAM size: 4.6KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 107.8KB
      • IRAM size: 55.8KB
      • DRAM size: 3.0KB

版本

  • SDK Version: tl_ble_sdk V4.0.4.2
  • Chip Version:
    • TLSR921X(B91): A2
    • TLSR922X/TLSR952X(B92): A3/A4
    • TL721X: A1
    • TL321X: A1
  • Hardware EVK Version:
    • TLSR921X: C1T213A20_V1.3
    • TLSR952X: C1T266A20_V1.3
    • TL721X: C1T314A20_V1.0
    • TL321X: C1T331A20_V1.0/C1T335A20_V1.0
  • Platform Version:
    • TLSR921X: tl_platform_sdk V3.2.0
    • TLSR922X/TLSR952X: tl_platform_sdk V3.2.0
    • TL721X: tl_platform_sdk V3.2.0
    • TL321X: tl_platform_sdk V3.2.0
  • Toolchain Version:

Hardware

  • TLSR921X
    • C1T213A20_V1.3
  • TLSR952X
    • C1T266A20_V1.3
  • TL721X
    • C1T314A20_V1.0
  • TL321X
    • C1T331A20_V1.0
    • C1T335A20_V1.0

Note

  • TL721X/TL321X当前不支持USB调试log。

Bug Fixes

  • BLE通用功能
    • 修复feature_ext_adv demo辅助包广播异常。

BREAKING CHANGES

  • 所有芯片同步driver tl_platform_sdk V3.2.0。
    • TL321X支持A1芯片。
    • TL321X在APIsys_init中增加供电模式参数，默认配置为DCDC_1P25_LDO_1P8。
    • 更新TLSR921X/TL721X/TL321X deep retention模式下的提前唤醒时间。
  • TL721X 默认时钟设置更改为PLL_240M_CCLK_48M_HCLK_48M_PCLK_48M_MSPI_48M。
  • TL321X 默认时钟设置更改为PLL_192M_CCLK_48M_HCLK_48M_PCLK_48M_MSPI_48M。
  • TL721X 默认供电模式修改为DCDC_0P94_DCDC_1P8。

Features

  • Chip
    • 增加对TLSR922X/TLSR952X芯片的支持。
  • BLE通用功能
    • TL321X/TL721X增加Secure Boot功能。
  • Others
    • 增加Debug Log序号打印来验证日志的完整性和一致性。
    • 删除无效API blc_flash_set_4line_read_write，用户可调用API ble_flash_4line_enable使能4线模式。

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • 对于支持ACL central功能的demo，系统时钟(CCLK)至少需设置为48MHz，下个版本将支持32MHz系统时钟(CCLK)。

Flash

  • TLSR921X
    • P25Q80U
    • P25Q16SU
  • TLSR952X
    • P25Q80U
    • P25Q16SU
  • TL721X
    • P25Q16SU
  • TL321X
    • P25Q80U
    • P25Q16SU

CodeSize

  • TLSR921X

    • 编译 acl_central_demo
      • Flash bin size: 99.54 KB
      • IRAM size: 52.51 KB
      • DRAM size: 0.26 KB
    • 编译 acl_connection_demo
      • Flash bin size: 126.82 KB
      • IRAM size: 66.94 KB
      • DRAM size: 4.35 KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 105.96 KB
      • IRAM size: 54.01 KB
      • DRAM size: 0.24 KB

  • TLSR922X/TLSR952X

    • 编译 acl_central_demo
      • Flash bin size: 102.61 KB
      • IRAM size: 55.69 KB
      • DRAM size: 0.31 KB
    • 编译 acl_connection_demo
      • Flash bin size: 129.96 KB
      • IRAM size: 70.06 KB
      • DRAM size: 4.65 KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 114.25 KB
      • IRAM size: 60.81 KB
      • DRAM size: 3.07 KB

  • TL721X

    • 编译 acl_central_demo
      • Flash bin size: 97.9KB
      • IRAM size: 53.2KB
      • DRAM size: 0KB
    • 编译 acl_connection_demo
      • Flash bin size: 124.8KB
      • IRAM size: 71.6KB
      • DRAM size: 0KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 108.6KB
      • IRAM size: 60.6KB
      • DRAM size: 0KB

  • TL321X

    • 编译 acl_central_demo
      • Flash bin size: 97.3KB
      • IRAM size: 51.5KB
      • DRAM size: 0.3KB
    • 编译 acl_connection_demo
      • Flash bin size:124.1KB
      • IRAM size: 65.3KB
      • DRAM size: 4.6KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 107.8KB
      • IRAM size: 55.8KB
      • DRAM size: 3.0KB
Loading

Release V4.0.4.1

26 Jul 09:48
@mwchen269 mwchen269
V4.0.4.1
98e9447
Compare
Choose a tag to compare
Release V4.0.4.1

V4.0.4.1

Version

  • SDK Version: tl_ble_sdk_v4.0.4.1
  • Chip Version:
    • TLSR921X A3/A4
    • TL721X A1
    • TL321X A0
  • Driver Version:
    • TLSR921X tl_platform_sdk V2.3.0
    • TL721X tl_platform_sdk V3.1.0
    • TL321X tl_platform_sdk V3.1.0
  • Toolchain Version:
    • TLSR921X GCC 7 (IDE: Telink RDS)
    • TL721X GCC 12(IDE: Telink IoT Studio)
    • TL321X GCC 12(IDE: Telink IoT Studio)

Hardware

  • TLSR921X
    • C1T213A20
  • TL721X
    • C1T314A20
  • TL321X
    • C1T331A20
    • C1T335A20

Note

  • TL721X/TL321X currently does not support USB debug logs.
  • When the bin size is larger than 256K, please change the OTA startup address using API "blc_ota_setFirmwareSizeAndBootAddress". The API needs to be placed before sys_init().
  • Replaced all tabs with spaces.

Bug Fixes

  • BLE general function
    • Fixed [OTA] For TL321X, there is a small probability of failure during OTA for TL321X.
    • Fixed [ACL] When connecting to ACL central, the ACL peripheral device may fail with a low probability.

BREAKING CHANGES

  • N/A

Features

  • Power Management
    • Added Power Management for TL721X/TL321X.
  • BLE general function
    • Added PHY test for TL321X.
    • Added SMP secure connection for TL321X.
    • Added API "blc_att_enableWriteReqReject" to allow the BLE stack to report the Write Request error code for TL721X/TL321X.
    • Added API "blc_att_enableReadReqReject" to allow the BLE stack to report the Read Request error code for TL721X/TL321X.

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • N/A

Flash

  • TLSR921X
    • P25Q80U
    • P25Q16SU
  • TL721X
    • P25Q16SU
  • TL321X
    • P25Q80U
    • P25Q16SU

CodeSize

  • TLSR921X

    • Compiling acl_central_demo
      • Flash bin size: 103.0KB
      • IRAM size: 53.0KB
      • DRAM size: 0.4KB
    • Compiling acl_connection_demo
      • Flash bin size:128.0KB
      • IRAM size: 67.3KB
      • DRAM size: 4.4KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 108.0KB
      • IRAM size: 54.6KB
      • DRAM size: 0.3KB

  • TL721X

    • Compiling acl_central_demo
      • Flash bin size: 99.2KB
      • IRAM size: 52.7KB
    • Compiling acl_connection_demo
      • Flash bin size: 124.0KB
      • IRAM size: 71.2KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 107.9KB
      • IRAM size: 60.0KB

  • TL321X

    • Compiling acl_central_demo
      • Flash bin size: 97.8KB
      • IRAM size: 50.5KB
      • DRAM size: 0.3KB
    • Compiling acl_connection_demo
      • Flash bin size:122.4KB
      • IRAM size: 63.8KB
      • DRAM size: 4.5KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 106.4KB
      • IRAM size: 54.6KB
      • DRAM size: 3.0KB

Version

  • SDK Version: tl_ble_sdk_v4.0.4.1
  • Chip Version:
    • TLSR921X A3/A4
    • TL721X A1
    • TL321X A0
  • Driver Version:
    • TLSR921X tl_platform_sdk V2.3.0
    • TL721X tl_platform_sdk V3.1.0
    • TL321X tl_platform_sdk V3.1.0
  • Toolchain Version:
    • TLSR921X GCC 7 (IDE: Telink RDS)
    • TL721X GCC 12(IDE: Telink IoT Studio)
    • TL321X GCC 12(IDE: Telink IoT Studio)

Hardware

  • TLSR921X
    • C1T213A20
  • TL721X
    • C1T314A20
  • TL321X
    • C1T331A20
    • C1T335A20

Note

  • TL721X/TL321X当前不支持USB调试log。
  • 当bin大小大于256K时，请调用API​​ “blc_ota_setFirmwareSizeAndBootAddress”更改OTA启动地址，注意该API需要放在sys_init()之前。
  • 已将所有的tab替换为空格。

Bug Fixes

  • BLE通用功能
    • Fixed [OTA] 修复了针对TL321X OTA过程中的小概率失败问题。
    • Fixed [ACL] 修复了作为peripheral建立连接时的小概率失败问题。

BREAKING CHANGES

  • N/A

Features

  • Power Management
    • 对于TL721X/TL321X增加了功耗管理。
  • BLE通用功能
    • 对于TL321X增加了PHY test。
    • 对于TL321X增加了SMP secure connection模式。
    • 对于TL721X/TL321X增加了API “blc_att_enableWriteReqReject”使能协议栈上报执行Write Request时的错误码。
    • 对于TL721X/TL321X增加了API “blc_att_enableReadReqReject”使能协议栈上报执行Read Request时的错误码。

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • N/A

Flash

  • TLSR921X
    • P25Q80U
    • P25Q16SU
  • TL721X
    • P25Q16SU
  • TL321X
    • P25Q80U
    • P25Q16SU

CodeSize

  • TLSR921X

    • 编译 acl_central_demo
      • Flash bin size: 103.0KB
      • IRAM size: 53.0KB
      • DRAM size: 0.4KB
    • 编译 acl_connection_demo
      • Flash bin size:128.0KB
      • IRAM size: 67.3KB
      • DRAM size: 4.4KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 108.0KB
      • IRAM size: 54.6KB
      • DRAM size: 0.3KB

  • TL721X

    • 编译 acl_central_demo
      • Flash bin size: 99.2KB
      • IRAM size: 52.7KB
    • 编译 acl_connection_demo
      • Flash bin size: 124.0KB
      • IRAM size: 71.2KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 107.9KB
      • IRAM size: 60.0KB

  • TL321X

    • 编译 acl_central_demo
      • Flash bin size: 97.8KB
      • IRAM size: 50.5KB
      • DRAM size: 0.3KB
    • 编译 acl_connection_demo
      • Flash bin size:122.4KB
      • IRAM size: 63.8KB
      • DRAM size: 4.5KB
    • 编译 acl_peripheral_demo
      • Flash bin size: 106.4KB
      • IRAM size: 54.6KB
      • DRAM size: 3.0KB
Loading

Release V4.0.4.0

09 Jul 01:43
@mwchen269 mwchen269
V4.0.4.0
9f972b2
Compare
Choose a tag to compare
Release V4.0.4.0

V4.0.4.0

Version

  • SDK Version: tl_ble_sdk_v4.0.4.0
  • Chip Version:
    • TLSR951X A3/A4
    • TL721X A1
    • TL321X A0
  • Driver Version:
    • TLSR951X tl_platform_sdk V2.3.0
    • TL721X tl_platform_sdk V3.0.0
    • TL321X tl_platform_sdk V3.0.0
  • Toolchain Version:
    • TLSR951X GCC 7 (IDE, Telink RDS)
    • TL721X GCC 12(IDE, Telink IoT Studio)
    • TL321X GCC 12(IDE, Telink IoT Studio)

Hardware

  • TLSR951X
    • C1T213A20
  • TL721X
    • C1T314A20
  • TL321X
    • C1T331A20

Note

  • The system clock must be at least 32M.
  • Battery Voltage Check is a very important function for mass production. The user must check the battery voltage to prevent abnormal writing or erasing Flash at a low voltage.
  • Flash protection is a critical function for mass production.
    • Flash protection is enabled by default in SDK. User must enable this function on their mass production application.
    • Users should use the "Unlock" command in the Telink BDT tool for Flash access during the development and debugging phase.
    • Flash protection demonstration in SDK is a reference design based on sample code. Considering that the user's final application may be different from the sample code,
      for example, the user's final firmware size is bigger, or the user has a different OTA design, or the user needs to store more data in some other area of Flash,
      all these differences imply that Flash protection reference design in SDK can not be directly used on user's mass production application without any change.
      User should refer to sample code, understand the principles and methods, and then change and implement a more appropriate mechanism according to their application if needed.
  • USB debug log for TL721X/TL321X will be supported in the next version.
  • Power Management for TL721X/TL321X will be supported in the next version.
  • SMP secure connection for TL321X will be supported in the next version.

Bug Fixes

  • N/A

BREAKING CHANGES

  • N/A

Features

  • Chip

    • Support TLSR951X chip.
    • Support TL721X chip.
    • Support TL321X chip.

  • Demo & Library

    • Provide 3 basic BLE demos and feature test examples.
      • acl_connection_demo supports 4 ACL Central and 4 ACL Peripheral devices with low power suspend mode.
      • acl_central_demo supports 4 ACL Central devices with low power suspend mode.
      • acl_peripheral_demo supports 4 ACL Peripheral devices with low power suspend/deepsleep_retention mode.
      • feature test provides some important function usage examples, e.g. extended ADV and extended Scan.
    • Provided 3 BLE libraries
      • liblt_B91.a/liblt_TL721X.a/liblt_TL321X.a
        • Support BLE core 5.3 mandatory features and some generally used optional features.
        • Support up to 4 ACL Central and 4 ACL Peripheral.

  • FreeRTOS

    • Support FreeRTOS in acl_peripheral_demo and acl_connection_demo.

  • Application

    • Flash Protection module and sample.

      • Include flash_prot.h/flash_prot.c in the vendor/common folder as a common module for all applications.
      • Include Flash protection sample code in project acl_central_demo/acl_connection_demo/acl_peripheral_demo. User can refer to the sample code and make sure the Flash protection function is enabled on their application.
      • "app_flash_protection_operation" is a common entrance for all Flash operations (Flash write and erase), Flash locking and unlocking are processed in this function.
      • "blc_appRegisterStackFlashOperationCallback" and "flash_prot_op_cb" are used to process some stack internal Flash operation callback which may need Flash locking and unlocking.
        • The Telink OTA and SMP module already add callbacks related to blc_flashProt to inform the application layer that they need to write/erase Flash. Then, the application layer processes Flash lock and unlock.
        • If users do not use Telink OTA, please refer to this design to add similar callback functions in their own OTA code for upper-layer use.
      • Now only firmware is protected in the sample code, system data and user data are not protected.

    • Debug log output, TLKAPI_DEBUG_ENABLE set to 1.

      • real-time log output mode.
        • APP_REAL_TIME_PRINTF set to 1, TLKAPI_DEBUG_CHANNEL set to TLKAPI_DEBUG_CHANNEL_GSUART, print log with GPIO simulating UART.
      • delayed log with FIFO buffer.
        • APP_REAL_TIME_PRINTF set to 0.
          • TLKAPI_DEBUG_CHANNEL set to TLKAPI_DEBUG_CHANNEL_UDB, print log with USB.
          • TLKAPI_DEBUG_CHANNEL set to TLKAPI_DEBUG_CHANNEL_UART, print log with UART.
          • TLKAPI_DEBUG_CHANNEL set to TLKAPI_DEBUG_CHANNEL_GSUART, print log with GPIO simulating UART.

Refactoring

  • N/A

Performance Improvements

  • N/A

Known issues

  • General BLE function
    • When connecting to ACL central, The ACL peripheral device may fail with a low probability. This issue will be fixed in the next version.
    • When the bin size is larger than 256K, please change the OTA startup address using API--blc_ota_setFirmwareSizeAndBootAddress. The API needs to be placed before sys_init().
    • There is a small probability of failure during OTA, this issue will be fixed in the next version.

Flash

  • TLSR951X
    • P25Q80U
    • P25Q16SU
  • TL721X
    • P25Q16SU
  • TL321X
    • P25Q80U

CodeSize

  • TLSR951X

    • Compiling acl_central_demo
      • Flash bin size: 103.0KB
      • IRAM size: 53.0KB
      • DRAM size: 0.4KB
    • Compiling acl_connection_demo
      • Flash bin size:128.0KB
      • IRAM size: 62.5KB
      • DRAM size: 4.4KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 108.0KB
      • IRAM size: 50.4KB
      • DRAM size: 0.3KB

  • TL721X

    • Compiling acl_central_demo
      • Flash bin size: 99.2KB
      • IRAM size: 53.0KB
    • Compiling acl_connection_demo
      • Flash bin size:121.0KB
      • IRAM size: 65.4KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 105.0KB
      • IRAM size: 58.8KB

  • TL321X

    • Compiling acl_central_demo
      • Flash bin size: 94.4KB
      • IRAM size: 47.8KB
      • DRAM size: 0.3KB
    • Compiling acl_connection_demo
      • Flash bin size:115.0KB
      • IRAM size: 53.3KB
      • DRAM size: 4.5KB
    • Compiling acl_peripheral_demo
      • Flash bin size: 99.8KB
      • IRAM size: 50.3KB
      • DRAM size: 3.0KB
Loading