#
counter-mode
Here are 2 public repositories matching this topic...
An AES-128 encryption module in CTR mode with APB interface, implemented in Verilog for FPGA-based secure data communication systems.
-
Updated
May 29, 2025 - Verilog
Improve this page
Add a description, image, and links to the counter-mode topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the counter-mode topic, visit your repo's landing page and select "manage topics."