Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

drivers: intc: esp32: Shared allocator for Xtensa and RISCV #87369

Open
wants to merge 5 commits into
base: main
Choose a base branch
from

Conversation

raffarost
Copy link
Collaborator

Update interrupt allocator to use the same driver for both Xtensa and RISCV devices.

@zephyrbot
Copy link
Collaborator

zephyrbot commented Mar 19, 2025

The following west manifest projects have changed revision in this Pull Request:

Name Old Revision New Revision Diff
hal_espressif zephyrproject-rtos/hal_espressif@1892bfe zephyrproject-rtos/hal_espressif@a2572b2 (zephyr) zephyrproject-rtos/hal_espressif@1892bfe6..a2572b2c

All manifest checks OK

Note: This message is automatically posted and updated by the Manifest GitHub Action.

@zephyrbot zephyrbot added manifest manifest-hal_espressif DNM (manifest) This PR should not be merged (controlled by action-manifest) labels Mar 19, 2025
@raffarost raffarost force-pushed the improve/intc_esp32_common_irq branch 3 times, most recently from 879b612 to fb16e24 Compare March 26, 2025 13:11
Raffael Rostagno added 2 commits March 26, 2025 10:12
Shared allocator for Xtensa and RISCV

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Update IRQ handling related files to unify interrupt controller
between Xtensa and RISCV devices.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
@raffarost raffarost force-pushed the improve/intc_esp32_common_irq branch from fb16e24 to 6817f05 Compare March 26, 2025 13:12
@github-actions github-actions bot removed the DNM (manifest) This PR should not be merged (controlled by action-manifest) label Mar 26, 2025
Raffael Rostagno added 3 commits March 26, 2025 13:36
Update interrupt allocator to use the same driver for both
Xtensa and RISCV devices.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
Drivers update to use shared interrupt allocator for Xtensa
and RISCV devices.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
Signed-off-by: Sylvio Alves <sylvio.alves@espressif.com>
Update driver for unified interrupt allocator (Xtensa/RISCV),
to allow using shared interrupts.

Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
@raffarost raffarost force-pushed the improve/intc_esp32_common_irq branch from 6817f05 to c306229 Compare March 26, 2025 16:37
@@ -244,7 +244,7 @@ static int esp32_ipm_init(const struct device *dev)
ESP_PRIO_TO_FLAGS(cfg->irq_priority_app_cpu) |
ESP_INT_FLAGS_CHECK(cfg->irq_flags_app_cpu) |
ESP_INTR_FLAG_IRAM,
(intr_handler_t)esp32_ipm_isr,
esp32_ipm_isr,
Copy link
Collaborator

@sylvioalves sylvioalves Mar 26, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Is casting needed here? (intr_handler_t)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants