tests: float_disable: honor custom ARM interrupt controllers #87403
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
zephyrbot
requested review from
andyross,
ceolin,
cfriedt,
dcpleung,
nashif,
npitre,
peter-mitsis and
TaiJuWu
This patch allows checking for any custom ARM interrupt controller to get a non-enabled IRQ line instead of assuming that GIC is enabled Signed-off-by: Amneesh Singh <a-singh7@ti.com>
peter-mitsis
approved these changes
Mar 27, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This patch allows checking for any custom ARM interrupt controller to get a non-enabled IRQ line instead of assuming that GIC is enabled.
Test was failing with this PR: #87321 due to the missing GIC_PPI_INT_BASE symbol. TI R5 SoCs use the custom interrupt controller VIM, so used the
z_soc_irq*API here