Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

boards: blues: adds Cygnet #87629

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

Bucknalla
Copy link

Adds Cygnet, a new STM32L433 Feather Board from Blues.

@Bucknalla Bucknalla requested a review from nordicjm March 27, 2025 10:04
@nordicjm nordicjm requested review from kartben and erwango March 28, 2025 07:51
nordicjm
nordicjm previously approved these changes Mar 28, 2025
Copy link
Collaborator

@kartben kartben left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

some rather minor documentation issues - thanks!

Adds new STM32L433 Feather Board from Blues

Signed-off-by: Alex Bucknall <alex.bucknall@gmail.com>
@Bucknalla Bucknalla requested review from kartben and nordicjm March 28, 2025 10:16
Comment on lines +47 to +59
- Memories
- Up to 256 KB single bank Flash, proprietary code readout protection
- 64 KB of SRAM including 16 KB with hardware parity check

- Rich analog peripherals (independent supply)
- 1x 12-bit ADC 5 MSPS, up to 16-bit with hardware oversampling, 200
|micro| A/MSPS
- 2x 12-bit DAC output channels, low-power sample and hold
- 1x operational amplifiers with built-in PGA
- 2x ultra-low-power comparators

- 17x communication interfaces
- USB 2.0 full-speed crystal less solution with LPM and BCD
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

for the CI failures -- I would have directly pushed the fix to your branch but it's not allowing it :)

Suggested change
- Memories
- Up to 256 KB single bank Flash, proprietary code readout protection
- 64 KB of SRAM including 16 KB with hardware parity check
- Rich analog peripherals (independent supply)
- 1x 12-bit ADC 5 MSPS, up to 16-bit with hardware oversampling, 200
|micro| A/MSPS
- 2x 12-bit DAC output channels, low-power sample and hold
- 1x operational amplifiers with built-in PGA
- 2x ultra-low-power comparators
- 17x communication interfaces
- USB 2.0 full-speed crystal less solution with LPM and BCD
- Memories
- Up to 256 KB single bank Flash, proprietary code readout protection
- 64 KB of SRAM including 16 KB with hardware parity check
- Rich analog peripherals (independent supply)
- 1x 12-bit ADC 5 MSPS, up to 16-bit with hardware oversampling, 200
|micro| A/MSPS
- 2x 12-bit DAC output channels, low-power sample and hold
- 1x operational amplifiers with built-in PGA
- 2x ultra-low-power comparators
- 17x communication interfaces
- USB 2.0 full-speed crystal less solution with LPM and BCD

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants