Skip to content

Actions: chipsalliance/caliptra-sw

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
18,564 workflow runs
18,564 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Fuzz Testing Nightly Fuzz Testing Nightly #419: Scheduled
January 17, 2025 11:02 1m 2s main
main
January 17, 2025 11:02 1m 2s
Nightly Release Nightly Release #505: Scheduled
January 17, 2025 10:17 6h 11m 59s main
main
January 17, 2025 10:17 6h 11m 59s
Verify ECC and PQC digests from key descriptor Policy #3537: Pull request #1893 synchronize by mtimkovich
January 17, 2025 01:36 10s mtimkovich/digest_descriptor
mtimkovich/digest_descriptor
January 17, 2025 01:36 10s
Verify ECC and PQC digests from key descriptor Size History #6469: Pull request #1893 synchronize by mtimkovich
January 17, 2025 01:36 2m 37s mtimkovich/digest_descriptor
mtimkovich/digest_descriptor
January 17, 2025 01:36 2m 37s
Verify ECC and PQC digests from key descriptor Build and Test #8438: Pull request #1893 synchronize by mtimkovich
January 17, 2025 01:36 15m 25s mtimkovich/digest_descriptor
mtimkovich/digest_descriptor
January 17, 2025 01:36 15m 25s
Verify ECC and PQC digests from key descriptor Verilator Hardware Model #8349: Pull request #1893 synchronize by mtimkovich
January 17, 2025 01:36 18s mtimkovich/digest_descriptor
mtimkovich/digest_descriptor
January 17, 2025 01:36 18s
rename functions .github/workflows/versioned-full-build-test.yml #504: Commit b263e2d pushed by mtimkovich
January 17, 2025 01:36 Failure mtimkovich/digest_descriptor
mtimkovich/digest_descriptor
January 17, 2025 01:36 Failure
Ignoring 'payload_available' signal .github/workflows/versioned-full-build-test.yml #503: Commit 93dc2ef pushed by mhatrevi
January 17, 2025 01:27 Failure vmhatre/fw-download-from-AxiBus-testing
vmhatre/fw-download-from-AxiBus-testing
January 17, 2025 01:27 Failure
Enable 2 rom tests now that functionality is implemented. Verilator Hardware Model #8348: Pull request #1898 opened by mtimkovich
January 17, 2025 00:34 16s mtimkovich/rom_enable_tests
mtimkovich/rom_enable_tests
January 17, 2025 00:34 16s
Enable 2 rom tests now that functionality is implemented. Size History #6468: Pull request #1898 opened by mtimkovich
January 17, 2025 00:34 15m 56s mtimkovich/rom_enable_tests
mtimkovich/rom_enable_tests
January 17, 2025 00:34 15m 56s
Enable 2 rom tests now that functionality is implemented. Policy #3536: Pull request #1898 opened by mtimkovich
January 17, 2025 00:34 10s mtimkovich/rom_enable_tests
mtimkovich/rom_enable_tests
January 17, 2025 00:34 10s
Enable 2 rom tests now that functionality is implemented. Build and Test #8437: Pull request #1898 opened by mtimkovich
January 17, 2025 00:34 15m 52s mtimkovich/rom_enable_tests
mtimkovich/rom_enable_tests
January 17, 2025 00:34 15m 52s
Enable 2 rom tests now that functionality is implemented. .github/workflows/versioned-full-build-test.yml #502: Commit 2a77c7c pushed by mtimkovich
January 16, 2025 23:38 Failure mtimkovich/rom_enable_tests
mtimkovich/rom_enable_tests
January 16, 2025 23:38 Failure
Self Signed FMC Alias Csr Policy #3535: Pull request #1863 synchronize by rusty1968
January 16, 2025 21:58 2m 4s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 2m 4s
Self Signed FMC Alias Csr Build and Test #8436: Pull request #1863 synchronize by rusty1968
January 16, 2025 21:58 13m 34s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 13m 34s
Self Signed FMC Alias Csr Size History #6467: Pull request #1863 synchronize by rusty1968
January 16, 2025 21:58 3m 0s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 3m 0s
Self Signed FMC Alias Csr FPGA Build #3390: Pull request #1863 synchronize by rusty1968
January 16, 2025 21:58 20m 53s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 20m 53s
Self Signed FMC Alias Csr Verilator Hardware Model #8347: Pull request #1863 synchronize by rusty1968
January 16, 2025 21:58 7m 57s rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 7m 57s
Self Signed FMC Alias Csr .github/workflows/versioned-full-build-test.yml #501: Pull request #1863 by rusty1968
January 16, 2025 21:58 Failure rusty1968:fmc-csr-feature
rusty1968:fmc-csr-feature
January 16, 2025 21:58 Failure
Implement key ladder in ROM and RT FW. Build and Test #8435: Pull request #1874 synchronize by bluegate010
January 16, 2025 18:10 16m 40s bluegate010:hash-chain-rom-impl
bluegate010:hash-chain-rom-impl
January 16, 2025 18:10 16m 40s
Implement key ladder in ROM and RT FW. Policy #3534: Pull request #1874 synchronize by bluegate010
January 16, 2025 18:10 11s bluegate010:hash-chain-rom-impl
bluegate010:hash-chain-rom-impl
January 16, 2025 18:10 11s
Implement key ladder in ROM and RT FW. Size History #6466: Pull request #1874 synchronize by bluegate010
January 16, 2025 18:10 17m 7s bluegate010:hash-chain-rom-impl
bluegate010:hash-chain-rom-impl
January 16, 2025 18:10 17m 7s
Implement key ladder in ROM and RT FW. Verilator Hardware Model #8346: Pull request #1874 synchronize by bluegate010
January 16, 2025 18:10 16s bluegate010:hash-chain-rom-impl
bluegate010:hash-chain-rom-impl
January 16, 2025 18:10 16s
Implement key ladder in ROM and RT FW. .github/workflows/versioned-full-build-test.yml #500: Pull request #1874 by bluegate010
January 16, 2025 18:10 Failure bluegate010:hash-chain-rom-impl
bluegate010:hash-chain-rom-impl
January 16, 2025 18:10 Failure
Build FPGA SD image Build FPGA SD image #304: Scheduled
January 16, 2025 13:19 10m 11s main
main
January 16, 2025 13:19 10m 11s